# Fully Depleted, Back-Illuminated Charge-Coupled Devices Fabricated on High-Resistivity Silicon

Stephen E. Holland, *Member, IEEE*, Donald E. Groom, Nick P. Palaio, Richard J. Stover, and Mingzhi Wei

*Abstract*—Charge-coupled devices (CCDs) have been fabricated on high-resistivity, n-type silicon. The resistivity, on the order of $10\,000\ \Omega \cdot$ cm, allows for depletion depths of several hundred micrometers. Fully depleted, back-illuminated operation is achieved by the application of a bias voltage to an ohmic contact on the wafer back side consisting of a thin *in situ* doped polycrystalline silicon layer capped by indium tin oxide and silicon dioxide. This thin contact allows for a good short-wavelength response, while the relatively large depleted thickness results in a good near-infrared response.

*Index Terms*—Back illuminated, charge-coupled device (CCD), fully depleted, high-resistivity silicon.

## I. INTRODUCTION

**T**HE large focal planes of astronomical telescopes require high-quantum-efficiency (QE), large-format charge-coupled device (CCD) detectors. In order to achieve high QE, the standard scientific CCD is thinned and back illuminated [1]. Thinning is required because the relatively low-resistivity silicon used to fabricate scientific CCDs limits the depth of the depletion region. In order to minimize field-free regions with resulting degradation in spatial resolution, the typical scientific CCD is thinned to about 20 $\mu$m. This process degrades red and near-infrared responses due to the rapid increase in absorption length in silicon at long wavelengths. In addition, fringing patterns due to multiply-reflected light are observed in uniformly illuminated images taken at near-infrared wavelengths where the absorption length exceeds the CCD thickness. The CCD described in this work achieves high QE in the red and near-infrared by virtue of a thick depleted region made possible by the use of high-resistivity silicon substrates.

Extended red response is extremely important to the Supernovae Cosmology Project at Lawrence Berkeley National Laboratory (LBNL) due to the use of distant, high redshift supernovae for the determination of cosmological parameters [2]. Detection and follow-up spectroscopy of high redshift objects would greatly benefit from CCDs with improved near-infrared response.

We have reported results on a small prototype CCD with high QE extended to 1000 nm [3], [4]. In this work, the physical

S. E. Holland, D. E. Groom, and N. P. Palaio are with the Lawrence Berkeley National Laboratory, Berkeley, CA 94720 USA (e-mail: seholland@lbl.gov).
R. J. Stover and M. Wei are with the University of California Observatories, Lick Observatory, University of California, Santa Cruz, CA 95064 USA.

Fig. 1. Cross-sectional diagram of the CCD described in this work. The actual implementation of the substrate bias voltage connection is described in Section III.

operating principles and technology of this CCD are described along with results on large-format sensors.

## II. BACKGROUND

Scientific CCDs are typically used in applications requiring low level light detection. Hence dark current, noise, and QE are of primary importance. For astronomy applications the CCDs are often cooled to $-120\,^\circ$C to $-150\,^\circ$C to minimize dark current. In addition, readout rates are relatively slow, typically 20–50 kpixels/s, to minimize read noise [1]. The signal-to-noise ratio (SNR) is further increased by the use of back illumination with correspondingly high QE. Large-format sensors are commonly used, and high charge transfer efficiency (CTE) is required.

Fig. 1 shows a cross section of the CCD considered in this work. A conventional three-phase, triple polysilicon gate CCD [5] with buried channel is fabricated on a high-resistivity n-type substrate. A substrate bias is applied to fully deplete the substrate, which is typically 200–300 $\mu$m thick. The biasing details are described in Section III. The CCDs described in this work are fabricated on $10\,000$–$12\,000\ \Omega \cdot$ cm material, corresponding to a donor density $N_D$ of approximately $3.6$–$4.3 \times 10^{11} {\rm cm}^{-3}$. This high-resistivity starting material allows for fully depleted operation at reasonable voltages.

The CCD described here is p-channel. The choice of p-channel over the more conventional n-channel was due to our previous experience with fabrication of charged-particle p–i–n

Fig. 2.   Absorption length versus wavelength for silicon. Data and calculations (dashed lines) are taken from [18]. Additional room-temperature data (solid line) are taken from [1].

detectors, where we found it more straightforward to produce low dark current devices via backside gettering techniques on n-type silicon [6]. The degraded readout speed resulting from lower hole mobility in a p-channel CCD is not a concern for the astronomy application due to the relatively low readout rates. P-channel CCDs are presently under study for space applications due to the expected improvement in resistance to damage produced by high-energy protons in the space environment when compared to n-channel CCDs [7]–[9].

Previous n-channel "deep-depletion CCDs" [10]–[14] have 40–80-$\mu$m-thick depletion regions, due to the use of more highly doped starting silicon and the lack of a substrate bias voltage. Early work on CCDs fabricated on high-resistivity n-type silicon was reported, although problems with high dark current were noted [15], [16]. The same group later described fully depleted, deep-depletion n-channel CCDs with implanted backside layers [17]. In the prior work cited, the interest was primarily in extended X-ray response. As noted earlier, our interest in a thick CCD is motivated by improved near-infrared response. Fig. 2 shows calculated absorption length in silicon as a function of wavelength [18]. Absorption length is defined here as the reciprocal of absorption coefficient $\alpha$ defined in terms of attenuation of incident light intensity $I_0$ with depth $y$, i.e., $I(y) = I_0 e^{-\alpha y}$.

Given that silicon is an indirect-gap semiconductor, two regions are of interest. For photon energies above the direct bandgap energy of 2.5 eV, corresponding to a wavelength of approximately 500 nm, light absorption is highly efficient and the absorption coefficient is determined by available conduction band states [19], [20]. Hence, the absorption coefficient for direct transitions $\alpha_d$ varies as the square root of energy as per the energy dependence of the conduction band density of states, i.e.,

$$\alpha_d = A\sqrt{h\nu - E_{g,\text{direct}}(T)}. \tag{1}$$

The temperature dependence is due to the bandgap term $E_{g,\text{direct}}(T)$ and is relatively weak in the direct gap regime. $A$ is a constant, $h\nu$ is the photon energy, and $T$ is the absolute temperature.

Below photon energies of 2.5 eV, phonons are required for momentum conservation and the absorption process becomes less efficient and more sensitive to temperature due to the phonon statistics. In the indirect absorption regime, the absorption coefficient goes as [19], [20]

$$\alpha_i = \frac{B(h\nu - E_{g,\text{indirect}} + E_p)^2}{\exp\left(\frac{E_p}{kT}\right) - 1} + \frac{B(h\nu - E_{g,\text{indirect}} - E_p)^2}{1 - \exp\left(\frac{-E_p}{kT}\right)} \tag{2}$$

where the terms are due to phonon absorption and emission, respectively. $k$ is Boltzmann's constant, $E_p$ is the phonon energy, and $B$ is a constant. Equation (2) is valid for photon energies greater than $E_{g,\text{indirect}} + E_p$ while only the phonon absorption term contributes to the absorption coefficient for photon energies of $E_{g,\text{indirect}} \pm E_p$.

The net result is an absorption length that increases with wavelength as shown in Fig. 2. At photon energies comparable to the indirect bandgap energy, the absorption length can be more than 100 $\mu$m, requiring thick CCDs to achieve high QE in the near-infrared.

An advantage of a thick CCD fabricated on high-resistivity silicon is that the CCD clock levels can be set to optimize performance parameters such as charge transfer efficiency and well depth while the nearly independent substrate bias is used to achieve full depletion. A one-dimensional (1-D) depletion-approximation solution to the Poisson equation for a thick CCD with applied substrate bias is given in Appendix A. The potential $V_J$ at the buried-channel/substrate junction is approximately equal to the potential minimum $V_{\text{min}}$ and is given by

$$V_J \approx V_G - V_{\text{FB}} - \frac{qN_A}{2\epsilon_{\text{Si}}}y_J{}^2\left(1 + \frac{2\epsilon_{\text{Si}}d}{\epsilon_{\text{SiO}_2}y_J}\right) \tag{3}$$

which is independent of the substrate bias voltage $V_{\text{sub}}$. $V_G$ is the applied gate voltage, $V_{\text{FB}}$ is the flat-band voltage, $q$ is the electron charge, $N_A$ is the doping density in the p channel of depth $y_J$, $d$ is the gate insulator thickness, and $\epsilon_{\text{Si}}$ and $\epsilon_{\text{SiO}_2}$ are the permittivities of silicon and silicon dioxide, respectively.

This approximation is valid for $N_D \ll N_A$ and $y_N \gg y_J + (\epsilon_{\text{Si}}/\epsilon_{\text{SiO}_2})d$, where $y_N$ is the thickness of the fully depleted, n-type region with doping density $N_D$ (see App. A, Fig. 16). For the CCDs considered here, $N_D$ is more than four orders of magnitude less than $N_A$, and therefore only a small fraction of the field lines from the channel are required to terminate in the substrate. Hence, nearly all the field lines from the channel terminate in the gate, which is the physical interpretation of (3). The third and fourth terms of (3) are the voltage drops across the fully depleted channel and the voltage drop across the oxide when the channel is fully depleted. Equation (3) is a 1-D approximation to a decidedly two-dimensional (2-D) problem, and it is shown in Appendix A that the effect of the barrier phases is to slightly raise the value of $V_J$ when compared to the 1-D approximation. However, it is still true that the potential at the junction is a weak function of the substrate bias due to the large difference in doping between the channel and substrate and the use of a thick depleted substrate.

In addition, a thick CCD reduces fringing [21]. In thinned CCDs, fringing arises due to multiple reflections at long wavelengths when the absorption length of the incident light is greater than the CCD thickness. Fringing as well as the

loss of QE limits the usefulness of scientific CCDs at long wavelengths.

There are several drawbacks to a thick CCD, however. Charged-particle events from cosmic rays and terrestrial radiation sources will affect more pixels in a thick CCD [22]. Also, a larger volume for near-infrared response implies more volume for dark current generation and care must be taken during processing to minimize dark current. In addition, reduction of surface current due to interface states is not as straightforward as in a thinned CCD with no substrate bias, although, as shown later, surface dark current suppression can be done satisfactorily at cryogenic temperatures.

In low-$f$ number optical systems where the light is incident at large angles from the normal, there will be depth-of-focus issues for long-wavelength light absorbed at significant depths, although the large refractive index of silicon helps in this regard by "straightening" the light. At the short-wavelength end, the photogenerated holes must traverse nearly the entire thickness of the CCD, and spatial resolution is a concern. This is discussed in more detail in Section VI. In Section III, the fabrication technology is described, followed by discussion of transistor behavior of buried channel MOS devices fabricated on high-resistivity silicon.

## III. CCD FABRICATION AND BACK-ILLUMINATION TECHNOLOGY

The CCDs discussed in this work were fabricated at the LBNL Microsystems Laboratory [3]. The starting material was 100-mm-diameter, (100), high-resistivity, n-type silicon manufactured by Wacker Siltronic.

The gate insulator consists of 500 Å of thermally grown $SiO_2$ and 500 Å of low-pressure chemical vapor deposited (LPCVD) $Si_3N_4$. The triple polysilicon gate structures are plasma etched in $Cl_2$/HBr for high selectivity to the underlying $Si_3N_4$ layer. Single-level Al–Si is used for metallization. *In situ* doped (phosphorus) polysilicon is used for extrinsic gettering [6], and this layer is deposited on the back side of the wafer early in the process and capped with $Si_3N_4$ to eliminate oxidation of the layer and possible autodoping during subsequent processing. A notch implant [23] is included in the process and is used in the serial register to confine small-signal charge packets to a 3-$\mu$m-wide channel in the serial register, which is wider than the vertical channel to accommodate binning.

Fig. 3 shows an example of a 100-mm-diameter wafer fabricated at LBNL. The large devices in the center of the wafer are $2048 \times 2048$, 15-$\mu$m pixel CCDs. The vertical register is split into two equal regions allowing for frame store operation, although in most cases the two sets of vertical clocks are connected and the CCD is operated as a frame transfer device. The serial register located along one side of the CCD is similarly split, allowing for readout to either amplifier or to both for faster readout rates. The wafer also includes additional 15- and 24-$\mu$m pixel CCDs.

Since the structure shown in Fig. 1 is essentially a CCD merged with a p–i–n diode, we require a backside ohmic contact in order to apply the substrate bias needed to fully deplete the wafer thickness. This ohmic contact layer must be



Fig. 3. A 100-mm-diameter wafer fabricated at LBNL. The two large CCDs in the center of the wafer are $2048 \times 2048$, 15 $\mu$m pixel, frame transfer CCDs.

thin to allow for short-wavelength light transmission. In Fig. 2, it can be seen that the absorption length is less than 0.1 $\mu$m for wavelengths less than about 400 nm, and becomes less than 100 Å at ultraviolet (UV) wavelengths.

Previous back-illumination techniques for conventional scientific CCDs include UV flooding [24] and laser annealing of an ion-implanted backside layer [13], [25]. In both cases, a built-in field is generated to overcome the native depletion layer at the backside surface for p-type silicon due to positive fixed oxide charge at the silicon–$SiO_2$ interface [1]. Laser annealing is required since the thinning step is performed on a finished wafer and the annealing temperature of the backside implant is limited to $\approx$ 475–525 $^\circ$C depending on the metallization used [26].

Since the devices fabricated on high-resistivity silicon can be made relatively thick, it is possible to create the backside layer as a high-temperature step before the Al is deposited. Bosiers *et al.* [17] were able to demonstrate conventional high-temperature annealing of an implanted backside $p^+$ layer by virtue of the use of relatively thick (150 $\mu$m and below) high-resistivity substrates that could be processed through the metallization step after the implant was annealed. Our technique involves removing the $\approx$ 1-$\mu$m-thick $n^+$ polysilicon gettering layer before the contact mask. The wafers are sent to a commercial vendor for backside polishing to the final desired thickness. Polishing of the backside surface is required for an optical quality surface, and in our experience this is especially an issue for long-wavelength light.

After the polishing step, the backside ohmic contact is formed by depositing a thin ($\approx$ 20 nm) layer of *in situ* doped (phosphorus) polysilicon [27]. This layer is deposited by LPCVD at 650 $^\circ$C using 1.5% $PH_3$ in $SiH_4$ as the source gas. A sacrificial oxide is then sputtered on the back side and the wafers are processed through the contact and metal steps. During these steps, the wafers are thinner than standard. We have found that 200–300-$\mu$m-thick, 100-mm-diameter wafers can be processed

Fig. 4.   SIMS depth profile of the thin back-side ohmic contact used in this technology. The layer is fabricated by *in situ* doped (phosphorus) polysilicon deposition. The detection limit for phosphorus was $1 \times 10^{16}$ cm$^{-3}$.



Fig. 5.   Inverse square capacitance and reverse leakage current measured at room temperature on 2-mm$^2$ p–i–n diode test structures from CCD wafers. Data are shown for 200- (dotted lines) and 275-$\mu$m–thick (solid lines) wafers.

with standard processing equipment. This becomes more challenging as one scales to larger diameter wafers. Modification of some automatic wafer handling equipment was required in order to avoid damaging the backside surface, as well as to minimize particle deposition on the back side. In addition, particle removal via scrubbing is used to reduce the final particle count on the back side of the wafer. If this is not done, uniformly illuminated images (flat fields) taken in the UV can show particle patterns from the various wafer handlers used in the process.

Fig. 4 shows a secondary ion mass spectroscopy (SIMS) depth profile of the phosphorus concentration for a nominal 200-Å–thick backside polysilicon film. The detection limit was $1 \times 10^{16}$ cm$^{-3}$ and the spatial resolution limit was 65 Å/decade. As can be seen in Fig. 4, a very thin layer is possible with this technique. The peak in the phosphorus concentration could be due to phosphorus pile-up at the original polysilicon–silicon interface resulting from perhaps a native oxide layer present at that interface [28]. In general, this is not desirable due to the potential for a built-in field that would oppose hole flow for carriers generated in the polysilicon layer, although poor collection efficiency is expected there because of low minority carrier lifetime due to Auger recombination.

It will be shown later that it is desirable to operate the CCD overdepleted to minimize degradation in spatial resolution. In addition, the fairly large radial variation in resistivity for high-resistivity silicon [29] requires overdepleted operation to guarantee the elimination of field-free regions with correspondingly poor spatial resolution. A possible concern is the effect on dark current for overdepleted operation. Fig. 5 shows measured dark current and inverse square capacitance $1/C^2$ measured on 2-mm$^2$ p–i–n diode test devices. Results are shown from wafers of thickness $\approx$ 200 and 275 $\mu$m. These wafers went through the entire CCD process. The backside polysilicon thickness is $\approx$ 200 Å. The dark current at room temperature is less than 0.2 nA/cm$^2$ and does not increase significantly for bias voltages above that necessary for full depletion, where the $1/C^2$ curves approach a constant level. Therefore, the gettering

process is effective in maintaining low dark current for large depletion depths, and the thin polysilicon deposition step does not degrade the dark current.

After the 400 °C sintering step, the back-side sacrificial oxide is removed and $\approx$ 600 Å of indium tin oxide (ITO) is deposited [27]. The ITO functions as part of an antireflection (AR) coating and improves the conductivity of the back side, where an equipotential is desired as described below. A second AR coating of $\approx$ 1000 Å of SiO$_2$ is added to form a two-layer AR coating optimized for near-IR detection [21]. Fig. 6 shows the measured QE of an $\approx$ 280-$\mu$m-thick, 1980 $\times$ 800, 15-$\mu$m pixel back-illuminated CCD with the two-layer AR coating. The QE exceeds 90% at near-IR wavelengths and is still $\approx$ 60% at a wavelength of 1 $\mu$m. For a detailed discussion of QE modeling results for these CCDs, the reader is referred to [21].

As a practical matter, it is not convenient to make a direct electrical connection to the back side of the wafer as shown in Fig. 1. Doing so would complicate the use of insulating AR coatings, for example. Instead, in the actual implementation, the contact is made on the front side of the CCD. Fig. 7 illustrates the technique used to bias the CCD. Shown in the figure is a 2-D simulation (Medici 4.0.1) of a p–i–n diode structure on a 280-$\mu$m–thick high-resistivity, n-type substrate. The substrate doping used in the simulation was $4.0 \times 10^{11}$ cm$^{-3}$. For convenience in the simulation, the 35-V bias voltage was applied to the backside ohmic contact. Beyond the depletion edge, the undepleted region is an equipotential at the applied substrate bias as long as the current flow in this region is negligible. In that case one can equivalently place an n$^+$ contact at the front side of the CCD in the undepleted region with the same result as shown in Fig. 7 and apply the bias voltage more conveniently there. The function of the floating p$^+$ guard rings is to gradually drop the potential from the undepleted n region to the grounded p$^+$ guard ring that surrounds the CCD, thereby maintaining low electric fields at the surface [30]–[32].

Photogenerated electrons are directed by the field in the fully depleted substrate to the backside ohmic contact where they flow laterally and are eventually drained through the undepleted substrate to the front-side n$^+$ contact located in the undepleted region. For low light level applications, the dc voltage drop in the substrate due to the electron photocurrent is negligible. A 1-Mpixel CCD operating at 30 frames/s with a high light level

Fig. 6. Quantum efficiency measured on a 1980 × 800, 15-$\mu$m pixel back-illuminated, fully depleted CCD. The measurement was performed at Lick Observatory and the operating temperature was −130 °C. The thickness was ≈ 280 $\mu$m.



Fig. 7. Two-dimensional simulation of a p–i–n diode structure on high-resistivity silicon. The equipotential lines are spaced at 1-V intervals. The substrate bias voltage was 35 V and the substrate doping and thickness were $4 \times 10^{11}$ cm$^{-3}$ and 280 $\mu$m, respectively.



Fig. 8. Measured subthreshold characteristics of a 47/6 buried channel PMOSFET with 1.5-$\mu$m gate-to-source/drain spacing. The substrate bias varied from 25 (rightmost curve) to 75 V (leftmost curve) in 10-V steps. The temperature was −128 °C, and the drain to source voltage was −1 V.



Fig. 9. Room-temperature output characteristics of a 51/2 buried channel PMOSFET with 1.5-$\mu$m gate-to-source/drain spacing (lower curves, dotted) compared to a self-aligned transistor (upper curves, solid). The substrate bias was 25 V. The gate voltage was varied from 7.5 to 3.5 V in 1-V steps.

corresponding to 100 ke$^-$/pixel would have an electron photocurrent of only ≈ 0.5 $\mu$A, for example, while in low level light applications the photocurrent would be orders of magnitude smaller. The dc voltage drop in the backside ohmic contact resulting from a lateral drift of electrons along the backside contact is minimized by the use of the ITO AR layer that has a typical sheet resistance of 40 $\Omega$/square. This biasing scheme was used in all the results presented in this paper.

## IV. TRANSISTOR PERFORMANCE

The CCDs described in this work have conventional floating diffusion amplifiers, and p-channel MOSFETs are used for reset and amplification. Given the relatively slow readout rates, the output source follower is buried channel to minimize $1/f$ noise [33], as is the reset transistor. For process simplicity, the transistors are fabricated directly in the high-resistivity substrate

without the use of a well. We have found such transistors to give acceptable performance although future applications could require improvements in transistor characteristics. Several examples of active devices fabricated directly on high-resistivity silicon for high-energy physics applications have been reported [34]–[36], as well as early work on MOS transistors fabricated on high-resistivity silicon [37], [38].

Fig. 10. Far-red/near-infrared image of M27 (Dumbbell Nebula) taken with a fully depleted, back-illuminated 2048 × 2048, 15-$\mu$m pixel, high-resistivity CCD. The image was generated from exposures taken at three wavelengths (see text) at the National Optical Astronomy Observatory WIYN 3.5-m telescope.



Fig. 11. Visible light image of M27 (Dumbbell Nebula) taken with a commercially available, back-illuminated 2048 × 2048, 24-$\mu$m pixel CCD. The image was generated from exposures taken at three wavelengths (see text) at the European Southern Observatory 8.2-m VLT.

The use of extremely low substrate doping in an MOS transistor leads to desirable features such as small bulk-junction capacitance and body effect, as well as undesirable features such as punchthrough and drain-induced barrier lowering. The latter two effects can be reduced somewhat by the application of the substrate bias used to fully deplete the substrate [3], [35]. In addition, the heavily doped source and drain regions can be offset from the gate to improve punchthrough characteristics [39], [40] as well as minimize overlap capacitance [10].

The small body effect realized for these transistors is demonstrated in Fig. 8, which shows subthreshold characteristics measured on a 47/6 MOSFET with 1.5-$\mu$m gate-to-source/drain spacing at a temperature of −128 °C for substrate bias voltages ranging from 25 to 75 V. Over this 50-V range in substrate bias, the threshold voltage of the transistor is changed by only ≈ 1.8 V, which can easily be accommodated in the CCD biasing. The data of Fig. 8 were measured on a CCD with access to the gate electrode through the reset transistor. The 47/6 transistor is presently used for most single-stage, source-follower amplifier designs in this technology. The CCD was mounted in a commercially available cryogenic dewar. The high off-state leakage current is an artifact of the measurement, and is due to leakage current in the dewar wiring. This device had a boron channel implant dose of $1.3 \times 10^{12}$ cm$^{-2}$. The measured subthreshold slope at −128 °C is 50–56 mV/decade.

The effectiveness of a 1.5-$\mu$m source-drain-to-gate offset in improving the transistor characteristics is shown in Fig. 9. Output characteristics of transistors with 2-$\mu$m channel length are shown. The self-aligned transistor has a significant threshold voltage change as well as higher output conductance when compared to the device with the 1.5-$\mu$m gap between the gate edge and heavily doped source and drain.

Hence, the transistor characteristics are adequate for scientific CCD applications even for devices fabricated on 10 000–12 000 $\Omega \cdot$ cm silicon. In Section V, we present data on CCD performance.

## V. CCD PERFORMANCE

Fig. 10[1] shows a far-red/near-infrared image of the Dumbbell Nebula M27 taken at the National Optical Astronomy Observatory WIYN 3.5–m telescope with a back-illuminated 2048 × 2048, 15 $\mu$m pixel CCD of the type shown in Fig. 3. This is a false color image taken from exposures with three different filters; a narrow-band filter at the H-$\alpha$ line (6560 Å, blue in the image), a narrow-band filter at the [SIII] line (9532 Å, green in the image), and an intermediate band filter that detects HeII emission (1.0124 $\mu$m, red in the image).

For comparison, a visible light image taken at the European Southern Observatory 8.2–m Very Large Telescope (VLT) is shown in Fig. 11.[2] This image was taken with a commercially available, back-illuminated 2048 × 2048, 24-$\mu$m pixel CCD. The image is also generated from three filters, although in this case the filters are all in the visible range; a narrow-band filter centered at the [OIII] emission line (5010 Å, green in the image), a narrow-band filter centered at the H-$\alpha$ emission line (6560 Å, red in the image), and a broad-band filter centered at 4290 Å (blue in the image).

The H-$\alpha$ detail is shown nicely in both images. The main difference in the images is the detection of background stars

[1]Image courtesy of N. Sharp, R. Reed, D. Dryden, D. Mills, D. Williams, C. Corson, R. Lynds, and A. Dey, National Optical Astronomy Observatory, WIYN Observatory, and National Science Foundation.

[2]Image courtesy of the European Southern Observatory.

Fig. 12. Vertical charge transfer efficiency measured at $-130\,^{\circ}$C on a $1478 \times 4784$, 10.5-$\mu$m pixel CCD.



Fig. 13. Noise after double-correlated sampling versus sample time at $-130\,^{\circ}$C comparing 47/6 output transistors with varying size metal interconnects between the floating diffusion and output transistor.

in the 1.0124-$\mu$m exposure, which are not seen in the image of Fig. 11 due to absorption of the visible wavelengths of the background light in the dust and gas in the vicinity of the nebula. Imaging at $\approx 1$ $\mu$m with high QE and negligible fringing is a unique feature of a fully depleted, thick CCD.

Figs. 12 and 13 show CTE and noise results. CTE was measured with an $^{55}$Fe source [1] on a front-illuminated, $1478 \times 4784$, 10.5-$\mu$m pixel CCD. In this method, the CCD is exposed to an $^{55}$Fe radioactive source that emits $K_\alpha$ and $K_\beta$ manganese X-rays at energies of 5.9 and 6.5 keV, respectively. The X-rays deposit a well-defined amount of energy in the silicon, which on average is converted to 1620/1778 $e^-$, respectively, for the $K_\alpha/K_\beta$ X-rays. In Fig. 12, each column of the CCD is read out in analog to digital units (ADUs), and all columns are stacked together in a single plot. The dark band is the cluster of $K_\alpha$ events and is used for both CTE determination and amplifier calibration. Events below this dark

band are X-ray events where the charge was split into multiple pixels. The faint band above the $K_\alpha$ single-pixel events is the $K_\beta$ band. The slope of the $K_\alpha$ band gives a global measure of CTE. Devices with poor CTE will show decreasing X-ray counts with increasing charge transfer distance (row number in Fig. 12) or, stated differently, a negative slope on a plot such as shown in Fig. 12. The measurement is global in the sense that information regarding the column number of the X-ray event is not displayed in such a plot. Related to this, the serial CTE must be good in order to not affect the vertical CTE measurement. Serial CTE is determined in a similar fashion, with ADU counts plotted against column number. We typically observe no significant difference between serial and vertical CTE. The CTE defined in terms of pixel transfers determined from the data of Fig. 12 was 0.999 998 7 at $-130\,^{\circ}$C, and CTEs exceeding 0.999 995 are typical for devices fabricated on high-resistivity silicon at LBNL. The data were truncated at $\approx 3700$ rows due to decreasing X-ray counts resulting from the finite size of the X-ray source. Nonetheless, 3700 rows corresponds to a transfer length of $\approx$ 4 cm, and a CTE of 0.999 998 7 corresponds to less than 1% loss in signal after 4784 vertical charge transfers.

The read noise was previously reported to be 4–6 electrons [4] and has been improved to as low as $\approx 2$ electrons by reducing the parasitic capacitance at the floating diffusion, as seen in Fig. 13. Minimization of the area of the aluminum trace from the floating diffusion to the gate of the output 47/6 MOSFET accounts for most of the improvement noted in Fig. 13. Charge-to-voltage conversion factors are estimated to be 2.0 and 3.5 $\mu$V/e$^-$ for the old and new amplifiers, respectively. Even lower noise has been reported with the use of a buried contact technology to minimize the interconnect capacitance [13].

Dark currents of a few electrons per pixel per hour have been achieved at low temperatures. The importance of gettering to

Fig. 14. Dark current versus time measured at $-150\,^\circ$C for a back-illuminated, $2048 \times 2048$ CCD. At time zero the CCD is overexposed to light, resulting in a residual image that detraps with a long time constant at $-150\,^\circ$C. After 14 h, the "erase" cycle described in the text is employed to erase the residual image and reduce the surface dark current by trapping electrons in the interface states. The open symbols are for dark current measured near the serial register, and the closed symbols are for measurements far from the serial register.

achieve low dark current was previously described. Surface dark current arising from surface states at the silicon–silicon dioxide interface is also an important issue [41]. In typical scientific CCDs, the surface dark current is reduced by operating the surface of the buried channel in inversion at least part of the clock cycle [42]–[44].

A supply of inversion layer carriers from the implanted channel stops located between channels is not straightforward when relatively large substrate bias voltages are applied, as in the case of the CCDs considered in this work. This is a drawback to the use of a substrate bias to fully deplete the CCD. Nonetheless, one can take advantage of the temperature dependence of the time constant for detrapping of charges trapped in interface states [45]. At the low operating temperatures considered here, the time constants are on the order of hours. Fig. 14 shows experimental data taken at $-150\,^\circ$C on a back-illuminated, $2048 \times 2048$ CCD. The CCD was exposed to a light level exceeding the full-well capacity, resulting in photogenerated holes trapped at interface states. This charge gradually detraps during subsequent frames, causing a residual image [1]. After 14 h, the CCD then goes through an "erase" cycle that consists of lowering the substrate bias to 0 V and increasing the positive vertical clock levels to a value sufficient to invert the surface with electrons from the channel stops. After the erase cycle, the CCD is operated with the normal substrate bias voltage and more dark frames are taken. The erase cycle fills the interface states with electrons, and, as shown in Fig. 14, dark currents on the order of a few electrons per pixel per hour are then achieved at the cryogenic operating temperatures of interest for the astronomy application.

## VI. SPATIAL RESOLUTION

A concern for the fully depleted, back-illuminated CCD is spatial resolution degradation resulting from lateral spreading

via diffusion of the photogenerated charge during the transit from the back side of the device, where short-wavelength light is absorbed, to the CCD potential wells located as far as 300 $\mu$m away. We first analyze the charge spreading for the case of a fully depleted p–i–n diode. The charge spreading is described by the point spread function (PSF), which is the impulse response of the optical system [46]. It can be shown that, for carriers arriving at the potential wells at the same time, the solution to the continuity equation for the lateral charge spreading is Gaussian [47]. The charge spreading is characterized by a standard deviation $\sigma$ given by $\sqrt{2Dt_{\mathrm{tr}}}$ where $D$ is the diffusion coefficient and $t_{\mathrm{tr}}$ is the carrier transit time [48]. Assuming the fields are below the velocity saturation limit, the drift velocity of the holes is given by

$$v_{\mathrm{DRIFT}} = \frac{dy}{dt} = \mu_p E(y) = \mu_p \left( E_{\max} + \frac{\rho_n}{\epsilon_{\mathrm{Si}}} y \right) \quad (4)$$

where $E(y)$ is the electric field and $\mu_p$ is the hole mobility. The expression for $E(y)$ given above is for the case of a simple p$^+$-n$^-$-n$^+$ structure that is overdepleted. $\rho_n = q\,N_D$ is the volume charge density in the depleted region. $E_{\max}$ is the field at the p–n junction and is given by

$$E_{\max} = -\left( \frac{V_{\mathrm{appl}}}{y_D} + \frac{1}{2} \frac{\rho_n}{\epsilon_{\mathrm{Si}}} y_D \right) \quad (5)$$

where $V_{\mathrm{appl}}$ is the voltage drop across the drift region and is assumed to be larger than the depletion voltage $\rho_n y_D^2/(2\epsilon_{\mathrm{Si}})$. The origin is taken at the p-n junction where $E = E_{\max}$, and the n$^+$ region begins at $y_D$, i.e., $y_D$ is the thickness of the depleted region and $E(y_D) = E_D$.

Solving (4) and making use of the Einstein relation $D/\mu_p = kT/q$ yields

$$\sigma_{\mathrm{od}} = \sqrt{2Dt_{\mathrm{tr}}} = \sqrt{2 \frac{kT}{q} \frac{\epsilon_{\mathrm{Si}}}{\rho_n} \ln \frac{E_{\max}}{E_D}}. \quad (6)$$

The subscript indicates that this result is for an overdepleted region. An implicit assumption used in deriving (6) is that the photons are absorbed at $y_D$, which is the worst case. At high fields $\sigma_{\mathrm{od}}$ approaches the constant-field result

$$\sigma_{\mathrm{od}} \approx \sqrt{2 \frac{kT}{q} \frac{y_D^2}{V_{\mathrm{appl}}}} \quad (7)$$

which is independent of $N_D$, directly proportional to $y_D$, and proportional to $\sqrt{T}$ and $1/\sqrt{V_{\mathrm{appl}}}$. While the above derivation is for a simple p$^+$-n$^-$-n$^+$ structure, the results are also applicable to a fully depleted CCD. The field at the p–n junction of an overdepleted CCD is given by (see Appendix A)

$$E_J \equiv -\frac{dV}{dy}(y_J) = -\left( \frac{V_{\mathrm{sub}} - V_J}{y_N} + \frac{1}{2} \frac{\rho_n}{\epsilon_{\mathrm{Si}}} y_N \right) \quad (8)$$

which is of the same form as (5). $V_J$ is the potential at the buried channel junction located at $y_J$, $V_{\mathrm{sub}}$ is the substrate bias voltage, and $y_N$ is the thickness of the lightly doped, fully depleted region. $V_J$ was given earlier in (3). From these equations, the maximum field in the drift region depends on both applied voltages ($V_G$ and $V_{\mathrm{sub}}$) and the channel implant dose $N_A y_J$.

Equations (3) and (8) are derived from a 1-D analysis. For CCDs on high-resistivity silicon, the potentials are strongly 2-D [11], [15], since a region exists below the buried channel implant where the field is significantly larger than predicted by (8). As a practical matter, the charge spreading in the high-field region is negligible and (8) can still be used, but $V_J$ is not the potential at the junction but an average potential where the field deviates from (8).

We next derive the PSF for conventional back-illuminated scientific CCDs that typically have a region of zero electric field between the back side illumination surface and the CCD potential wells [1], [49]. The modulation transfer function (MTF) was theoretically analyzed for this case by Crowell and Labuda [50], where MTF is the magnitude of the Fourier transform of the PSF [46]. This work was later extended by Seib [51] to include the possibility of multiple reflections as would occur when the absorption depth of the incident light is larger than the thickness of the device. Details are given in Appendix B, where it is shown that for negligible recombination and light absorbed near the back surface such that the absorption depth is small compared to the field-free thickness, the MTF is given by

$$\text{MTF}_{\text{ff}} \approx \frac{1}{\cosh(kL_{\text{ff}})} \qquad (9)$$

where $k = 2\pi f$ where $f$ is the spatial frequency and $L_{\text{ff}}$ is the field-free thickness. The PSF is the inverse Fourier transform of the MTF and is then

$$\text{PSF}_{\text{ff}} = \frac{1}{2L_{\text{ff}} \cosh\left(\dfrac{\pi x}{2L_{\text{ff}}}\right)} \qquad (10)$$

where $x$ is the lateral dimension (see Fig. 1). The rms standard deviation can be calculated from the Moment Theorem [52] and is given by

$$\sigma^2 = \frac{-F^{(2)}(0)}{4\pi^2 F(0)} + \frac{1}{4\pi^2}\left[\frac{F^{(1)}(0)}{F(0)}\right]^2 \qquad (11)$$

where $F^{(n)}(0)$ is the $n$th derivative of the Fourier transform $F$ evaluated at the origin. Substitution of (9) with $k = 2\pi f$ into the above yields the simple result

$$\sigma_{\text{ff}} = L_{\text{ff}} \qquad (12)$$

and hence the rms standard deviation for the field-free case is just equal to the field-free thickness. This result was previously given based on the results of Monte Carlo simulations [53]. The above analysis is highly simplified and is not rigorously valid given the fact that CCDs do not meet the shift-invariance requirement for the use of Fourier transforms in the modeling of MTF and PSF [46], [52].

Nonetheless, it is informative to compare the rms standard deviations of charge spreading for the case of an overdepleted substrate (7) and where the field-free thickness dominates (12). Calculations of CCD depletion depth using the equations in Appendix A for a conventional CCD with no applied substrate bias show that the depletion depth is on the order of $\approx 8\ \mu$m for a substrate resistivity of $20\ \Omega \cdot$cm at a gate voltage of 10 V with



Fig. 15. Measured charge spreading $\sigma$ using a pinhole mask placed directly on the backside of a back-illuminated CCD fabricated on high-resistivity silicon.

a uniform channel doping of $2 \times 10^{16}$ cm$^{-3}$. Hence, a typical 20-$\mu$m-thick back-illuminated CCD fabricated on 20-$\Omega \cdot$cm silicon with no substrate bias could have a $\sigma$ of about 12 $\mu$m. This can be improved with further thinning but at the expense of red response and fringing.

In the overdepleted case, the lateral diffusion can be reduced by lowering the thickness and/or operating temperature and by increasing the substrate bias. Fig. 15 shows experimental data of charge spreading versus substrate bias voltage for an $\approx$ 300-$\mu$m-thick CCD at $-130\ ^\circ$C. The charge spreading was measured by illuminating the CCD through a chrome-on-quartz pinhole mask that was placed directly on the back surface of the CCD. In order to maximize the transit distance of the photogenerated holes, 400-nm light was used.

At a typical substrate bias voltage of 40 V, $\sigma$ is about 8–10 $\mu$m, which would be comparable to the theoretical calculation given above for a conventional back-illuminated CCD fabricated on 20-$\Omega \cdot$cm silicon. Therefore, even though the CCD fabricated on high-resistivity silicon is much thicker than its low-resistivity counterpart, the spatial resolution can be comparable and in some cases better. Measurements at the Lick Observatory Hamilton Spectrograph on a 200-$\mu$m-thick, 2048 × 2048, 15-$\mu$m pixel CCD give an overall PSF of $\approx$ 1.4 pixels full-width at half-maximum (FWHM), compared to a value of $\approx$ 2.1 pixels FWHM measured on a thinned, back-illuminated CCD [54].

Fig. 15 also includes theoretical curves for the charge spreading. Two parameters, the doping density $N_D$ and potential at the buried channel junction $V_J$, are required for the theoretical curves shown in the figure [see (3) and (6)–(8)]. These are determined from data taken below full depletion where the field-free thickness dominates the $\sigma$ measurement

Fig. 16. CCD cross section.

and where the field-free thickness varies with $N_D$ and $V_J$ as per simple p–n junction theory [55], i.e.,

$$L_{\text{ff}} = y_N - \sqrt{\frac{2\epsilon_{\text{Si}}}{qN_D}(V_{\text{sub}} - V_J)} \tag{13}$$

A plot of $(y_N - L_{\text{ff}})^2$ versus $V_{\text{sub}}$ should yield a straight line from which $N_D$ and $V_J$ can be determined.

## VII. SUMMARY

Fully-depleted CCDs fabricated on high-resistivity silicon have been shown to have improved characteristics at near-infrared wavelengths when compared to conventional scientific CCDs. Physical operating principles of the fully depleted CCD have been presented along with technology issues and performance results. Tradeoffs in terms of QE and spatial resolution as determined by device thickness and operating temperature can be analyzed based on the results given in this work and optimized for a given application.

## APPENDIX A
## DERIVATION OF POTENTIALS AND FIELDS FOR AN OVERDEPLETED CCD

Fig. 16 shows the cross section of the CCD. The origin is taken at the silicon–SiO$_2$ interface. The gate insulator thickness is $d$, the junction depth is at $y_J$, and the thickness of the substrate is $y_J + y_N$. We treat the junction at the substrate—n$^+$ backside ohmic contact (not shown) as a one-sided step junction and neglect the voltage drop in the backside ohmic contact. The CCD is assumed to be overdepleted in what follows.

Poisson's equation in the various regions is

$$\frac{d^2 V}{dy^2} = 0, \quad -d < y < 0 \tag{A1}$$

$$\frac{d^2 V}{dy^2} = \frac{qN_A}{\epsilon_{\text{Si}}}, \quad 0 < y < y_J \tag{A2}$$

$$\frac{d^2 V}{dy^2} = \frac{-qN_D}{\epsilon_{\text{Si}}}, \quad y_J < y < (y_J + y_N). \tag{A3}$$

The solutions to Poisson's equation subject to the boundary conditions $V(-d) = V_G - V_{\text{FB}}$, $V(y_J + y_N) = V_{\text{sub}}$, and continuity of electric field and potential at $y = 0$ and $y_J$ are

$$V(y) = V_G - V_{\text{FB}} - E_{\text{SiO}_2}(y + d), \quad -d < y < 0 \tag{A4}$$

$$V(y) = V_{\text{min}} + \frac{qN_A}{2\epsilon_{\text{Si}}}(y - y_{\text{min}})^2, \quad 0 < y < y_J \tag{A5}$$

$$V(y) = V_J - \frac{qN_D}{2\epsilon_{\text{Si}}}(y - y_J)^2 - E_J(y - y_J),$$
$$y_J < y < (y_J + y_N) \tag{A6}$$

where $V_J \equiv V(y_J)$, $V_{\text{min}} \equiv V(y_{\text{min}})$, i.e., $y_{\text{min}}$ is the location of the potential minimum. The corresponding electric fields are

$$E(y) = E_{\text{SiO}_2}, \quad -d < y < 0 \tag{A7}$$

$$E(y) = -\frac{qN_A}{\epsilon_{\text{Si}}}(y - y_{\text{min}}), \quad 0 < y < y_J \tag{A8}$$

$$E(y) = \frac{qN_D}{\epsilon_{\text{Si}}}(y - y_J) + E_J, \quad y_J < y < (y_J + y_N). \tag{A9}$$

The electric fields are defined by

$$E_{\text{SiO}_2} \equiv -\frac{dV}{dy}(0^-) \tag{A10}$$

$$E_J \equiv -\frac{dV}{dy}(y_J)$$
$$= -\left(\frac{V_{\text{sub}} - V_J}{y_N} + \frac{1}{2}\frac{qN_D}{\epsilon_{\text{Si}}}y_N\right) \tag{A11}$$

where the boundary condition $V(y_J + y_N) = V_{\text{sub}}$ was used to determine $E_J$ from (A6). In terms of terminal voltages, $E_J$ is

$$E_J = \frac{V_G - V_{\text{FB}} - V_{\text{SiO}_2}' - V_p' - V_n' - V_{\text{sub}}}{y_N + y_J + \left(\frac{\epsilon_{\text{Si}}}{\epsilon_{\text{SiO}_2}}\right)d} \tag{A12}$$

where

$$V_{\text{SiO}_2}' \equiv \frac{qN_A y_J d}{\epsilon_{\text{SiO}_2}} \tag{A13}$$

$$V_p' \equiv \frac{qN_A}{2\epsilon_{\text{Si}}}y_J^2 \tag{A14}$$

$$V_n' \equiv \frac{qN_D}{2\epsilon_{\text{Si}}}y_N^2. \tag{A15}$$

$y_{\text{min}}$, $V_{\text{min}}$, and $E_{\text{SiO}_2}$ are given by

$$y_{\text{min}} = y_J + \frac{\epsilon_{\text{Si}}}{qN_A}E_J \tag{A16}$$

$$V_{\text{min}} = V_J - \frac{qN_A}{2\epsilon_{\text{Si}}}(y_J - y_{\text{min}})^2 \tag{A17}$$

$$E_{\text{SiO}_2} = \frac{qN_A y_{\text{min}}}{\epsilon_{\text{SiO}_2}}. \tag{A18}$$

For the CCDs considered here, $y_N \gg y_J + (\epsilon_{\text{Si}}/\epsilon_{\text{SiO}_2})d$, and (3) results from (A11) and (A12). It also follows that if $y_N \gg y_J + (\epsilon_{\text{Si}}/\epsilon_{\text{SiO}_2})d$ then $N_D \ll N_A$ for the above derivation of potentials and fields to be valid. This can be seen from the the charge neutrality condition for field lines from the p-channel that terminate in the substrate just at full depletion, i.e.,

$$qN_A(y_J - y_{\text{min}}) = qN_D y_N \tag{A19}$$

Fig. 17 compares the potential calculated from the above equations to a 1-D simulation (Medici 4.0.1). The simulation cross section shown in Fig. 1 was used and was generated from realistic process conditions that were input to the process simulator TSUPREM4. One-dimensional simulations were generated by biasing all phases in collection mode at $-5$ V. Good agreement between the simulation and analytic model is observed except in the region to the left of the potential minimum. The discrepancy in this region is due to the fact that

Fig. 17. Calculated and simulated potential versus depth for a CCD operated overdepleted. The calculations are based on the equations given in Appendix A, and the details of the 1-D simulation are described in the text. The calculations and simulations are nearly indistinguishable at the scale shown in the upper plot. The potential is plotted along the center line of the pixel.

Fig. 18. Simulated potentials and electric fields versus depth for a CCD operated overdepleted. The dotted lines shown in the electric field plot were calculated from (A9) and (A11) with $V_J$ and $y_N$ adjusted to give a good fit for the 30-V case. The potential and field are plotted along the center line of the pixel.

the uniform channel doping assumed in the analytic model does not realistically describe the simulated implanted channel. In order to constrain the analytic model, it was required that the total integrated channel doping be the same as simulated ($1.27 \times 10^{12}$ cm$^{-2}$). The substrate doping and thickness were $6 \times 10^{11}$ cm$^{-3}$ and 200 $\mu$m, respectively, and the gate insulator was 41.7/50 nm SiO$_2$/Si$_3$N$_4$.

The interesting point to note from Fig. 17 is the near insensitivity of the potential minimum to the applied substrate bias as predicted by (3). As discussed above, this is a result of the thick depleted region and large difference in doping between the channel and the high-resistivity substrate. The charge neutrality condition for the overdepleted case derived from (A11) and (A16) with the substitution $V_n' + \Delta V$ for $V_{\text{sub}} - V_J$ is

$$(y_J - y_{\text{min}}) = \frac{N_D}{N_A} y_N + \frac{\epsilon_{\text{Si}}}{q N_A} \frac{\Delta V}{y_N} \qquad \text{(A20)}$$

where $V_n' = q N_D y_N^2 / 2\epsilon_{\text{Si}}$ is the depletion voltage and $\Delta V$ is the voltage above full depletion. For typical values of $N_D$ and $N_A$ of $4 \times 10^{11}$ cm$^{-3}$ and $2 \times 10^{16}$ cm$^{-3}$, respectively, (A20) predicts that only 0.6% of the field lines from the channel terminate in the substrate just at full depletion for $y_J$ and $y_N$ values of 1 and 300 $\mu$m, respectively. If the substrate is overdepleted by $\Delta V = 50$ V, only 1.7% of the field lines from the channel terminate in the substrate. Hence, in this example, nearly all the field lines from the channel terminate on the gate electrodes.

The voltage drop across the channel, and therefore the potential minimum, is a weak function of the substrate bias voltage when $N_D \ll N_A$ and $y_N \gg y_J + (\epsilon_{\text{Si}}/\epsilon_{\text{SiO}_2})d$. The latter can be rewritten as $C_{\text{DEPL}} \ll C_S$ where $C_{\text{DEPL}} = \epsilon_{\text{Si}}/y_N$ is the capacitance of the fully depleted n region and $C_S$ is the capacitance of the series combination of the channel and gate insulator capacitors ($\epsilon_{\text{Si}}/y_J$ and $\epsilon_{\text{SiO}_2}/d$, respectively). In this context, the coupling of the substrate bias to the channel is weak due to the capacitor voltage divider formed by $C_{\text{DEPL}}$ and $C_S$.

One-dimensional simulations are compared to 2-D results in Fig. 18. For the 2-D case, the center gate electrode of Fig. 1 was held at $-5$ V while the other electrodes were biased in barrier mode at $+3$ V. Electric fields were calculated by numerical differentiation of the simulated potentials. The effect of the positive barrier potentials is to raise the potential minimum by about 1 V in this case and to increase the magnitude of the electric field over a depth of about 10 $\mu$m when compared to the 1-D case. As expected, the insensitivity of the potential minimum to the applied substrate bias is still observed in the more realistic 2-D case.

The electric field calculations are needed to model the spatial resolution. As seen in Fig. 18, the 1-D calculation overestimates the magnitude of the field. This can be easily corrected by adjusting $V_J$ and $y_N$ in (A9) and (A11). This correction is shown as the dotted curves in Fig. 18. As described in Section VI, this is a reasonable simplification to the spatial resolution problem

since negligible diffusion occurs in the high field region near the potential wells where the field is no longer described by (A11).

## APPENDIX B
## DERIVATION OF PSF FOR A BACK-ILLUMINATED CCD WITH A FIELD-FREE REGION

A back-illuminated photodiode array consisting of $p^+$ diodes on n-type silicon, with field-free thickness $L_{\text{ff}}$ and total thickness (field-free and depleted depth) $L_b$, was considered in the Crowell and Labuda analysis [50]. Surface and bulk recombination are characterized by surface recombination velocity $S$ and minority carrier lifetime $\tau$. $L_o = \sqrt{D\tau}$ is the diffusion length.

The continuity equation was solved with electron–hole pair generation due to a sinusoidal light source yielding a generation term of

$$G(x,y) = \frac{N_0}{2}\alpha(1-R)(1+\cos(kx))\exp(-\alpha y) \quad \text{(B1)}$$

where $N_0$ is the peak photon flux, $k = 2\pi f$ where $f$ is the spatial frequency, and $R$ is the wavelength-dependent reflectivity, which can be determined from optical calculations [21].

The total hole flux $J_p(x)$ consisting of the hole diffusion current entering the depletion region plus the number of holes per unit time and area that are optically generated in the depletion region is given as

$$J_p(x) = \left(\frac{N_0}{2}\right)(\eta_0 + \eta_k \cos(kx)) \quad \text{(B2)}$$

where

$$\eta_k = (1-R)\left[\frac{\alpha L_k}{\alpha^2 L_k{}^2 - 1} \times \gamma - \exp(-\alpha L_b)\right] \quad \text{(B3)}$$

$$\eta_o = \eta_k \mid_{k=0} \quad \text{(B4)}$$

$$\gamma = \frac{2(\alpha L_k + SL_k/D) - (\beta_+ - \beta_-)\exp(-\alpha L_{ff})}{\beta_+ + \beta_-}$$
$$\qquad - (\alpha L_k)^{-1}\exp(-\alpha L_{ff}) \quad \text{(B5)}$$

$$\beta_\pm = (1 \pm SL_k/D)\exp\pm\left(\frac{L_{ff}}{L_k}\right) \quad \text{(B6)}$$

$$\frac{1}{L_k{}^2(k)} = \left(\frac{1}{L_o{}^2}\right) + k^2. \quad \text{(B7)}$$

Note that $\eta_o$ models the QE in the presence of surface and bulk recombination for the case of a field-free region at the back surface. A further refinement to the basic QE model including an electric field at the back surface was given by Blouke et al. [49].

In order to simplify the above, we first neglect bulk recombination. This results in $1/L_k(k) \approx k$ with $\beta$ now given by

$$\beta_\pm \approx (1 \pm S/(Dk))\exp\pm(kL_{\text{ff}}). \quad \text{(B8)}$$

We further assume that the absorption length is small compared to $L_{\text{ff}}$, so that $\alpha L_{\text{ff}}$ and $\alpha L_b$ are large. Hence the exponential terms in (B3) and (B5) are neglected, and $\gamma$ becomes

$$\gamma \approx \frac{2\alpha}{k(\beta_+ + \beta_-)} + \frac{S}{Dk(\beta_+ + \beta_-)} \quad \text{(B9)}$$

and substitution into (B3) yields

$$\frac{\eta_k}{(1-R)} \approx \frac{2}{\beta_+ + \beta_-} + \frac{S}{\alpha D(\beta_+ + \beta_-)} \quad \text{(B10)}$$

where the approximation $\alpha^2 L_k^2 \approx \alpha^2/k^2 \gg 1$ was used (valid for the spatial frequencies of interest, i.e., $\approx$ Nyquist and below). The MTF neglecting surface recombination is then

$$\text{MTF}_{\text{ff}} = \frac{\eta_k}{\eta_o} \approx \frac{1}{\cosh(kL_{\text{ff}})}. \quad \text{(B11)}$$

This result can be derived from Barbe's equation [56, eq. 83]

$$\text{MTF}_{\text{ff}} \approx \frac{\cosh\left(\dfrac{L_{\text{ff}}}{L_o}\right)}{\cosh\left(\dfrac{L_{\text{ff}}}{L_k}\right)} \quad \text{(B12)}$$

for the case of negligible recombination.

## ACKNOWLEDGMENT

## REFERENCES

[1] J. R. Janesick, *Scientific Charge-Coupled Devices*. Bellingham, WA: SPIE Press, 2001.

[2] S. Perlmutter et al., "Discovery of a supernova explosion at half the age of the universe," *Nature*, vol. 391, pp. 51–54, Jan. 1998.

[3] S. E. Holland et al., "A 200 × 200 CCD image sensor fabricated on high-resistivity silicon," in *IEDM Tech. Dig.*, 1996, pp. 911–914.

[4] R. J. Stover et al., "Characterization of a fully-depleted CCD on high-resistivity silicon," *Proc. SPIE*, vol. 3019, pp. 183–188, 1997.

[5] C. H. Sequin, F. J. Morris, T. A. Shankoff, M. F. Tompsett, and E. J. Zimany Jr., "Charge-coupled area image sensor using three levels of polysilicon," *IEEE Trans. Electron Devices*, vol. ED-21, pp. 712–720, Nov. 1974.

[6] S. Holland, "Fabrication of detectors and transistors on high-resistivity silicon," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, vol. 275, pp. 537–541, Mar. 1989.

[7] J. P. Spratt, B. C. Passenheim, and R. E. Leadon, "The effects of nuclear radiation on P-channel CCD imagers," in *1997 IEEE Radiation Effects Data Workshop, NSREC Snowmass 1997, Workshop Record*, pp. 116–121.

[8] G. R. Hopkinson, "Proton damage effects on P-channel CCD's," *IEEE Trans. Nucl. Sci.*, vol. 46, pp. 1790–1796, Dec. 1999.

[9] C. J. Bebek et al., "Proton radiation damage in p-channel CCD's fabricated on high-resistivity silicon," *IEEE Trans. Nucl. Sci.*, vol. 49, pp. 1221–1225, June 2002.

[10] B. E. Burke, R. W. Mountain, D. C. Harrison, M. W. Bautz, J. P. Doty, G. R. Ricker, and P. J. Daniels, "An abuttable CCD imager for visible and x-ray focal plane arrays," *IEEE Trans. Electron Devices*, vol. 38, pp. 1069–1076, May 1991.

[11] B. E. Burke, R. W. Mountain, P. J. Daniels, M. J. Cooper, and V. S. Dolat, "CCD soft x-ray imaging spectrometer for the ASCA satellite," *IEEE Trans. Nucl. Sci.*, vol. 41, pp. 375–385, Feb. 1994.

[12] D. Lumb, H. Eggel, R. Lainé, and A. Peacock, "X-ray multi-mirror mission—An overview," *Proc. SPIE*, vol. 2808, pp. 326–337, 1996.

[13] B. E. Burke, J. A. Gregory, M. W. Bautz, G. Y. Prigozhin, S. E. Kissel, B. B. Kosicki, A. H. Loomis, and D. J. Young, "Soft-X-ray CCD imagers for AXAF," *IEEE Trans. Electron Devices*, vol. 44, pp. 1633–1642, Oct. 1997.

[14] P. S. Heyes, P. J. Pool, and R. Holton, "A new generation of scientific CCD sensors," *Proc. SPIE*, vol. 3019, pp. 201–209, 1997.

[15] D. M. McCann, M. C. Peckerar, W. Mend, D. A. Schwartz, R. E. Griffiths, G. Polucci, and M. V. Zombeck, "Area array x-ray sensors," *Proc. SPIE*, vol. 217, pp. 118–128, 1980.

[16] M. C. Peckerar, D. H. McCann, and L. Yu, "X-ray imaging with a charge-coupled device fabricated on a high-resistivity substrate," *Appl. Phys. Lett.*, vol. 39, no. 1, pp. 55–57, July 1981.

[17] J. T. Bosiers, N. S. Saks, D. J. Michels, D. McCarthy, and M. C. Peckerar, "Deep-depletion CCD's with improved UV sensitivity," *IEDM Tech. Dig.*, pp. 448–451, 1985.

[18] K. Rajkanan, R. Singh, and J. Shewchun, "Absorption coefficient of silicon for solar cell applications," *Solid-State Electron.*, vol. 22, pp. 793–795, 1979.

[19] T. S. Moss, *Optical Properties of Semiconductors*. London, U.K.: Butterworths Scientific, 1959.

[20] J. I. Pankove, *Optical Processes in Semiconductors*. Englewood Cliffs, NJ: Prentice-Hall, 1971.

[21] D. E. Groom *et al.*, "Quantum efficiency of a back-illuminated CCD imager: An optical approach," *Proc. SPIE*, vol. 3649, pp. 80–90, 1999.

[22] A. R. Smith *et al.*, "Radiation events in astronomical CCD images," *Proc. SPIE*, vol. 4669, pp. 172–183, 2002.

[23] R. A. Bredthauer, J. H. Pinter, J. R. Janesick, and L. B. Robinson, "Notch and large area CCD imagers," *Proc. SPIE*, vol. 1447, pp. 310–315, 1991.

[24] J. R. Janesick, T. Elliot, T. Daud, J. McCarthy, and M. M. Blouke, "Backside charging of the CCD," *Proc. SPIE*, vol. 570, pp. 46–79, 1985.

[25] R. A. Stern, T. Whittemore, M. Winzenread, and M. M. Blouke, "Ultraviolet quantum efficiency and vacuum stability of ion-implanted, laser annealed CCDs," *Proc. SPIE*, vol. 1071, pp. 43–57, 1989.

[26] S. Sedky, A. Witvrouw, H. Bender, and K. Baert, "Experimental determination of the maximum post-process annealing temperature for standard CMOS wafers," *IEEE Trans. Electron Devices*, vol. 48, pp. 377–385, Feb. 2001.

[27] S. E. Holland, N. W. Wang, and W. W. Moses, "Development of low noise, back-side illuminated silicon photodiode arrays," *IEEE Trans. Nucl. Sci.*, vol. 44, pp. 443–447, June 1997.

[28] M. H. Yang and Charles Evans and Associates, Sunnyvale, CA, private communication.

[29] W. von Ammon and H. Herzer, "The production and availability of high resistivity silicon for detector applications," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, vol. 226, pp. 94–102, 1984.

[30] Y. C. Kao and E. D. Wolley, "High-voltage planar p–n junctions," *Proc. IEEE*, vol. 55, pp. 1409–1414, Aug. 1967.

[31] M. S. Adler, "Theory and breakdown voltage for planar devices with a single field limiting ring," *IEEE Trans. Electron Devices*, vol. ED-24, pp. 107–113, Feb. 1977.

[32] V. Boisson, M. L. Helley, and J. P. Chante, "Analytical expression for the potential of guard rings of diodes operating in the punchthrough mode," *IEEE Trans. Electron Devices*, vol. ED-32, pp. 838–840, Apr. 1985.

[33] R. W. Brodersen and S. P. Emmons, "Noise in buried channel charge-coupled devices," *IEEE Trans. Electron Devices*, vol. ED-23, pp. 215–223, Feb. 1976.

[34] V. Radeka *et al.*, "Implanted silicon JFET on completely depleted high-resistivity devices," *IEEE Electron Device Lett.*, vol. 10, pp. 91–94, Feb. 1989.

[35] G. Vanstraelen, I. Debusschere, C. Claeys, and G. Declerck, "Fully integrated CMOS pixel detector for high energy particles," *Nucl. Instrum. Methods Phys. Res. A, Accel. Spectrom. Detect. Assoc. Equip.*, vol. 275, no. 3, pp. 574–579, Mar. 1989.

[36] S. Holland and H. Spieler, "A monolithically integrated detector-preamplifier on high-resistivity silicon," *IEEE Trans. Nucl. Sci.*, vol. 37, pp. 463–468, Apr. 1990.

[37] P. Richman, "Complementary MOS field-effect transistors on high-resistivity silicon substrates," *Solid-State Electron.*, vol. 12, pp. 377–383, May 1969.

[38] ——, "Modulation of space-charge-limited current flow in insulated-gate field-effect tetrodes," *IEEE Trans. Electron Devices*, vol. ED-16, pp. 759–766, Sept. 1969.

[39] K. Yamaguchi and S. Takahashi, "Submicron gate MOSFET's with channel-doped separate gate structures (SG-MOSFET's)," *IEEE Trans. Electron Devices*, vol. ED-28, pp. 888–890, July 1981.

[40] K. Yamaguchi, S. Takahashi, and H. Kodera, "Theoretical study of a channel-doped separate gate Si MOSFET (SG-MOSFET) by two-dimensional computer simulation," *IEEE Trans. Electron Devices*, vol. ED-28, pp. 117–120, Jan. 1981.

[41] A. S. Grove, *Physics and Technology of Semiconductor Devices*. New York: Wiley, 1967.

[42] N. Saks, "A technique for suppressing dark current generated by interface states in buried channel CCD imagers," *IEEE Electron Device Lett.*, vol. EDL-7, pp. 131–133, July 1980.

[43] J. Hynecek, "Virtual phase technology: A new approach to fabrication of large-area CCD's," *IEEE Trans. Electron Devices*, vol. ED-28, pp. 483–489, May 1981.

[44] J. Janesick, T. Elliott, M. Blouke, and B. Corrie, "Charge-coupled device pinning technologies," *Proc. SPIE*, vol. 1071, pp. 153–169, 1989.

[45] B. E. Burke and S. A. Gajar, "Dynamic suppression of interface-state dark current in buried-channel CCD's," *IEEE Trans. Electron Devices*, vol. 38, pp. 285–290, Feb. 1991.

[46] J. W. Goodman, *Introduction to Fourier Optics*. New York: McGraw-Hill, 1969.

[47] D. E. Groom *et al.*, "Point-spread function in depleted and partially depleted CCD's," in *Proc. 4th ESO Workshop on Optical Detectors for Astronomy*, Garching, Germany, Sept. 13–16, 1999.

[48] G. R. Hopkinson, "Analytic modeling of charge diffusion in charge-coupled-device imagers," *Opt. Eng.*, vol. 26, no. 8, pp. 766–772, Aug. 1987.

[49] M. M. Blouke, W. A. Delamere, and G. Womack, "A simplified model of the back surface of a charge-coupled device," *Proc. SPIE*, vol. 1447, pp. 142–155, 1991.

[50] M. H. Crowell and E. F. Labuda, "The silicon diode array camera tube," *Bell Syst. Tech. J.*, vol. 48, pp. 1481–1528, May–June 1969.

[51] D. H. Seib, "Carrier diffusion degradation of modulation transfer function in charge coupled devices," *IEEE Trans. Electron Devices*, vol. ED-21, pp. 210–217, Mar. 1974.

[52] J. D. Gaskill, *Linear Systems, Fourier Transforms, and Optics*. New York: Wiley, 1978.

[53] J. Janesick, T. Elliott, S. Collins, T. Daud, D. Campbell, A. Dingizian, and G. Garmire, "CCD advances for X-ray scientific measurements in 1985," *Proc. SPIE*, vol. 597, pp. 364–380, 1985.

[54] D. Fischer, Astronomy Dept., Univ. of California-Berkeley, private communication.

[55] S. E. Holland *et al.*, "Development of back-illuminated, fully-depleted CCD image sensors for use in astronomy and astrophysics," in *Proc. 1997 IEEE Workshop on Charge-Coupled Devices and Advanced Image Sensors*, Bruges, Belgium, 1997, pp. R26-1–R26-4.

[56] D. F. Barbe, "Imaging devices using the charge-coupled concept," *Proc. IEEE*, vol. 63, pp. 38–67, Jan. 1975.

**Stephen E. Holland** (S'81–M'86) received the B.S. degree from the University of Kansas, Lawrence, in 1980 and the M.S. and Ph.D. degrees from the University of California, Berkeley, in 1983 and 1986, respectively, all in electrical engineering.

He was at Hewlett Packard, Corvallis, OR, from 1980 to 1981 and was a Visiting Assistant Lecturer in the Electrical Engineering and Computer Science Department, University of California, Berkeley, during the 1986–1987 academic year. Since 1987, he has been at the Lawrence Berkeley National Laboratory, Berkeley, where his research interests are the physics and technology of devices fabricated on high-resistivity silicon.

**Donald E. Groom** received the A.B. degree in chemistry from Princeton University, Princeton, NJ, in 1956, and the Ph.D. in physics/astronomy from the California Institute of Technology, Pasadena, in 1965.

In 1986, he joined the Central Design Group for the SuperConducting Supercollider (SSC) after an academic career with the Physics Department, Cornell University, Ithaca, NY, and the Physics Department, University of Utah. He joined the physics division at the Lawrence Berkeley National Laboratory, Berkeley, CA, in 1989, and after the SSC's demise has worked with the Supernova Cosmology Project and the LBNL CCD project.

**Richard J. Stover** received the B.S degree in physics from North Texas State University, Denton, in 1974 and the M.S. and Ph.D. degrees in astronomy from the University of Texas, Austin, in 1977 and 1981, respectively.

Since then he has worked on all aspects of CCD-based astronomical instrumentation at the University of California Observatories/Lick Observatory, which has headquarters on the University of California, Santa Cruz, campus. He is currently the director of the Observatory's CCD Development Laboratory which develops CCD sensors, control electronics, control computers, and associated software for astronomical instruments and telescopes.

**Nick P. Palaio** received the B.S. degree in metallurgical engineering from Pennsylvania State University, State College, in 1981 and the M.S. degree in materials science and engineering from the University of California, Berkeley, in 1983.

He joined Hewlett-Packard Company, Santa Rosa, CA, in 1983 and has been at Lawrence Berkeley National Laboratory, Berkeley, since 1989. As facility manager of the LBNL Microsystems Laboratory, his responsibilities include process engineering and development in support of high resistivity devices.

**Mingzhi Wei** received the B.S. degree in electrical engineering from Tsinghua University, Beijing, China, in 1970, the M.S. degree in astronomy from the University of Science and Technology of China, Beijing, in 1982, and the Ph.D. degree in astronomy from Beijing Astronomical Observatory, Chinese Academy of Sciences, Beijing, in 1986.

Currently he is a Research Astronomer at UCO/Lick Observatory, University of California, Santa Cruz. His research work focuses on the development of scientific CCD detectors, and CCD controller system design. He has worked on device characterization and optimization of high-resistivity CCDs.